

**Europäisches Patentamt** 

**European Patent Office** 

Office européen des brevets



(11) EP 1 014 453 A1

(12)

## **EUROPEAN PATENT APPLICATION**

published in accordance with Art. 158(3) EPC

- (43) Date of publication:28.06.2000 Bulletin 2000/26
- (21) Application number: 97935790.2
- (22) Date of filing: 14.08.1997

- (51) Int. Cl.7: H01L 29/868
- (86) International application number: PCT/JP97/02835
- (87) International publication number:WO 99/09600 (25.02.1999 Gazette 1999/08)

- (84) Designated Contracting States: **DE FR**
- (71) Applicant:
  MITSUBISHI DENKI KABUSHIKI KAISHA
  Tokyo 100 (JP)
- (72) Inventor:

TAKAHASHI, Hideki, Mitsubishi Denki KK Tokyo 100 100 (JP)


(74) Representative:
Meissner, Bolte & Partner
Anwaltssozietät GbR
Postfach 86 06 24
81633 München (DE)


## (54) SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME

(57) This invention relates to a technique of improving reverse recovery characteristic of a semiconductor device, and an object of the invention is to solve a technical problem of breakdown voltage reduction which has conventionally caused in enhancing soft recover.

In this invention, to solve the technical problem, in a PN junction between a P type layer (3) and N type layer (1), a heavy metal such as platinum is firstly diffused into an N- layer (1B) and N+ layer (1A) of the N type layer (1). Subsequently, helium ion is implanted into the inside of the N- layer from the interface (S2) between the P type layer (3) and the N- layer (1B) to a predetermined depth (d), so that the N- layer in the vicinity of the junction is damaged to form, in the N- layer (1B), a low lifetime region (2) having a carrier lifetime smaller than that of the N type layer (1) and a resistibility that decreases monotonically.

This invention is mainly applied to diodes, particularly, free-wheel diodes in power modules.





20

30

35

45

50

55

## Description

## **TECHNICAL FIELD**

**[0001]** This invention relates to a semiconductor device and manufacturing method thereof, and, in particular, relates to a suitable technique for improving recovery characteristic of diodes.

1

#### **BACKGROUND ART**

[0002] Fig. 17 is a cross section illustrating a basic structure of a diode. In Fig. 17, on a surface of an N substrate 4P comprising an N+ layer 1P and N- layer 2P, an anode region 3P is formed by diffusing P type impurities. An anode electrode 5P is formed on a surface of the anode region 3P, and a cathode electrode 6P is formed on a rear surface of the N substrate 4P. Operation of the diode is described as follows.

[0003] In the structure of Fig. 17, a predetermined anode voltage VAK (forward bias) is applied between the anode electrode 5P and cathode electrode 6P and. when the anode voltage exceeds a certain threshold value (~0.6 V), holes are injected from the anode electrode 5P into the N- layer 2P, and thus the diode conducts. When a predetermined anode voltage VKA (reverse bias) is applied between the cathode electrode 6P and anode electrode 5P, no current flows in the diode until the reverse bias VKA reaches a breakdown voltage of a PN junction comprising the anode region 3P and N-layer 2P. The mentioned situation is shown in Fig. 18. Note that Fig. 18 is also employed in a description of preferred embodiments of the present invention, together with Fig. 19.

[0004] Meanwhile, characteristics obtained when an anode voltage applied to a diode is changed from forward bias to reverse bias is called reverse recovery characteristic (recovery characteristic), and it is known that the reverse recovery characteristic shows a transition of current with time (transient response). In Fig. 19, symbol Irr denotes a peak value of current (recovery current) Ir that flows in the reverse direction, symbol Trr denotes time required until the current Ir flown in the reverse direction dissipates, and symbol If denotes a current value at the time of forward bias.

[0005] In the reverse recovery characteristic, there has been a desire for one in which the magnitude of the peak current Irr of the recovery current is small and current IR flowing in the reverse direction dissipates slowly. That is, with time T1, T2 determined as shown in Fig. 19, it is defined that recovery characteristic is hard when T1>T2, and recovery characteristic is soft when T1<T2. When a diode is used in a combination with a main switching element such as IGBT, if recovery characteristic is hard, heat generation is caused due to the occurrence of surge voltage and switching loss. Therefore, to avoid these, there is a desire for characteristics having a low loss and soft recovery (a reduction in the transition

of current Ir with time dlr/dt). Hereinafter, the peak value Irr of the recovery current Ir is called "recovery peak current."

[0006] As to the transient response of the current in following in the reverse direction, the following points are found out by the recent researches and studies. That is, ①the recovery peak current Irr depends upon the carrier density of a semiconductor region in the vicinity of an anode electrode, and the recovery peak current Irr decreases as the carrier density decreases. In addition, ② it is known that the mentioned dissipation time Trr depends upon the carrier density of a semiconductor region in the vicinity of a cathode electrode, and the dissipation time Trr extends as the carrier density of the cathode region increases.

[0007] In view of these research results, a large number of structures for improving the reverse recovery characteristic have been proposed conventionally.

(I) In the first place, there is a technique which is, for example, disclosed in Japanese Patent Unexamined Publication No. P08-46221A, and pointed out as a conventional technique in Mitsubishi Denki Giho and Precedings of National Convention of IEEJ, Industrial Application Section, 1995 (No. 136. p79), both of which are described later. That is one in which a heavy metal represented by platinum serving as a lifetime killer, is doped and diffused from the anode electrode side, so that the lifetime of an N type layer in the vicinity of a PN junction part is controlled such as to be short. Especially, with this technique, the diffusion of platinum can be controlled such that the lifetime of the carriers in the N type layer on the cathode electrode side is longer than the lifetime of the surrounding of the PN junction part on the anode side. It is therefore possible to increase the carrier density on the cathode side, thereby increasing the mentioned dissipation time Trr.

Even with the first conventional technique, however, the problem remains in the point that it is not easy to control more shortly the lifetime of the carriers in the N type layer on the anode side, including the problems of homogeneity and reproducibility.

(II) A second conventional technique is one which is disclosed in Japanese Patent Unexamined Publication No. P59-49714A. A cross-sectional structure of a diode to which this conventional technique is applied is shown in Fig. 20. In Fig. 20, the same symbol as in Fig. 17 denotes the same. With the second conventional technique, an anode region 3P to be formed on a surface is formed partially for suppressing the injection of holes from the anode regions 3P, thereby the carrier density in the surrounding region of an anode electrode 5P is lowered to reduce a recovery peak current Irr.

In this structure, however, there newly arises

the problem that, although the carrier density in the vicinity of the anode is controlled by the partially formed anode regions 3P and clearances <u>W</u> therebetween, a breakdown voltage lowers when the clearance W is too large, and thus this point constitutes obstruction to a sufficient control of the carrier density in the vicinity of the anode.

(III) As a diode structure employing a third conventional technique, there is one which is disclosed in Mitsubishi Denki Giho Vol. 67. No. 9. 1993, PP94-97. Although this is basically the same in structure as that shown in Fig. 17, it aims to improve reverse recovery characteristic by changing the structure of an anode region to be formed on a surface. That is, in the technique of the Technical Report, by reducing thickness of an anode region 3P shown in Fig. 17, and reducing the surface concentration of the anode region, injection of holes from the anode region 3P is suppressed and thus the carrier density in the vicinity of the anode is lowered to reduce a recovery peak current Irr. It is reported that, with this technique, the recovery peak current Irr is reduced by about 40 %, and a slope dir/dt at the time of recovery is reduced to about 1/2.

With this structure, it is however necessary to set thickness and concentration of the anode region 3P to a certain degree of value in order to ensure a breakdown voltage, and there are limitations in reducing thickness and concentration of the anode region. Therefore, as in the case with the second conventional technique (II), there remains the problem that the carrier in the vicinity of the anode cannot be controlled sufficiently.

(IV) In addition, as a diode structure to which a fourth conventional technique is applied, there is one which is disclosed in Precedings of National Convention of IEEJ, Industrial Application Section, 1995, PP79-80. This structure is shown in Fig. 21. In Fig. 21, the same symbol as in Fig. 17 denotes the same. Symbol 2PP in Fig. 21 shows a region that is damaged by proton implantation. In this conventional technique, in order to reduce loss at the time of recovery in a pin structure, an irradiation of electron beam is conducted in place of the mentioned platinum doping, to reduce the lifetime in the carriers in an n layer and increase a dissipation time Trr. Further, the lifetime of an n- layer is controlled locally by proton implantation, so that the carrier density in the vicinity of the anode region is lowered to diminish a recovery peak current Irr. Thereby, it is reported that a slope dlr/dt was reduced to below 1/2 and the recovery peak current Irr was reduced by about 40 %, as compared with the case of employing an irradiation of electron beam alone.

[0008] However, the following problem can be pointed out against this structure. That is, as the present

applicant proves later, when the mount of proton implantation (proton dose) is raised to a practical level, a breakdown voltage lowers markedly, thereby the carrier in the vicinity of the anode region cannot be controlled sufficiently as in the case with the first, second and third conventional techniques.

In practice, the present applicant prepared 100091 experimentally the same sample as that of the fourth conventional technique by proton implantation. Fig. 22 shows the experimental result which was obtained by evaluating the withstand voltage or breakdown voltage of this prototype against an increase in proton dose. Fig. 22 also shows the result of measurement of the recovery peak current fir against forward current If that has been flown prior to the recovery (see Fig. 19). In this experiment, by adjusting the accelerated energy of proton beam by a buffer such as aluminum foil, its dose is changed while proton implantation is applied to the vicinity of the anode, followed by heat treatment of 340 °C, and the breakdown voltage is then evaluated to obtain the result. In Fig. 22, the abscissa indicates a proton dose expressed as a relative value, and the left ordinate indicates a breakdown voltage Vr and the right ordinate indicates a ratio (Irr/If). Hereat, as stated earlier, only proton dose is changed while fixing the depth where proton is implanted, or implantation position. As shown in Fig. 22, it is apparent that the breakdown voltage Vr decreases as the proton dose increases (see Fig. 23 for comparison). Note that the cause for this decrease in breakdown voltage Vr will be described later.

[0010] The case of the fourth conventional technique shown in Fig. 21 corresponds, in the experimental result of Fig. 22, to the case where the relative value of proton dose is approximately 1. However, in order that a low lifetime region having a further shorter carrier lifetime than that obtained by diffusion of a heavy metal or irradiation of electron beam, is formed effectively in an N- layer by proton implantation, (that is, in order to further reduce the recovery peak current Irr,) it is necessary to increase proton dose, and a value of about 10 to 100 cm<sup>-3</sup> in relative value is practically desired as a proton dose, as can be appreciated by the result of measurement of ratio (Irr/If) in Fig. 22

[0011] Upon this, as shown in Fig. 22, when proton dose is increased to such a degree of magnitude, the influence due to the deterioration of breakdown voltage increases to such a degree that it cannot be ignored, and thus device characteristics will eventually have to be impractical. This is a serious problem of the fourth conventional technique employing proton implantation. In this sense, it can be said that the fourth conventional technique failed to make a sufficient consideration of optimization as to a local lifetime control.

## **DISCLOSURE OF INVENTION**

[0012] This invention has been accomplished for

25

solving all the foregoing problems. That is, a first object of this invention is to realize a semiconductor device having a new structure characterized in that: as reverse recovery characteristic, even if the lifetime of carriers in a first semiconductor layer is controlled ①such that a recovery peak current (Irr) is further reduced by lowing the carrier density in the vicinity of a third semiconductor layer, and ② such that a recovery current dissipation time (Trr) is extended by raising the carrier density in the first semiconductor layer in the vicinity of the surface side opposed to the interface between the first and second semiconductor layers, ③there occurs no decrease in breakdown voltage.

[0013] In particular, the gist of this invention resides in satisfying the contents ① and ③ at the same time. In this case, the content ② can also be realized by applying, for example, the mentioned first conventional technique to optimize the carrier density of the first semiconductor layer. This point is also a secondary object of this invention.

[0014] A second object of this invention is to provide a manufacturing method for realizing a semiconductor device having characteristics of the contents ①, ③ and ②.

[0015] For achieving the first object, a semiconductor device in accordance with this invention is provided as the following first to ninth aspects.

Specifically, a semiconductor device accord-[0016] ing to the first aspect comprises: a first semiconductor layer of a first conductivity type; a second semiconductor layer of the first conductivity type having a first main surface and a second main surface opposed to the first main surface, the first main surface and a main surface of the first semiconductor layer forming a first interface: and a third semiconductor layer of a second conductivity type having a main surface which forms a second interface together with the second main surface of the second semiconductor layer, wherein a second lifetime in the second semiconductor layer is smaller than a first lifetime in the first semiconductor layer; and a resistance value in the second semiconductor layer decreases monotonically from the second interface to the first interface.

The second semiconductor layer is a low life-[0017] time region having a high resistance value, and its resistance value merely decreases monotonically. Therefore, the impurity concentration increases monotonically from the second semiconductor layer to the first semiconductor layer. This enables to maintain a large value without deteriorating the breakdown voltage (withstand voltage) of a PN junction although the low lifetime region is generated between the first and third semiconductor regions. By such lifetime reduction, the carrier density in the vicinity of the second interface is reduced sufficiently. Thus, as compared to the mentioned first to fourth techniques, a peak value of a recovery current that flows when the bias applied to the PN junction is changed from forward bias to reverse bias, can be further reduced, and thus soft recovery characteristic can be improved considerably.

[0018] A semiconductor device according to the second aspect is characterized in that the second lifetime in the first aspect is smaller than 1/10 of the first lifetime.

[0019] Thereby, the carrier density of the first semiconductor layer is optimized. This permits on state voltage reduction when the device of this aspect is applied to a diode, and thus leads to an extension of recovery current dissipation time at the time of recovery.

[0020] A semiconductor device according to the third aspect is characterized in that a second resistibility of the second semiconductor layer in the first aspect is greater than 50 times of a first resistibility of the first semiconductor layer.

[0021] Thereby, the carrier density of the first semiconductor layer can be optimized.

[0022] A semiconductor device according to the fourth aspect is characterized in that the thickness between the first interface of the second semiconductor layer and the other main surface opposed to the main surface of the third semiconductor layer in the first aspect is set such that a peak value of current flowing when voltage applied between the first semiconductor layer and the third semiconductor layer is changed from forward bias to reverse bias is smaller than a peak value of the current on the assumption that the second semiconductor layer is absent.

[0023] Thereby, thickness of the second semiconductor layer is controlled to an optimum value that is required in view of an improvement of recovery characteristic of a diode. Therefore, when the device of this aspect is applied to a diode, it is possible to realize a diode having a softer recovery characteristic with a small recovery peak current, without causing deterioration in breakdown voltage.

[0024] A semiconductor device according to the fifth aspect is characterized in that the thickness in the fourth aspect is set to a value in a range of from 15 micrometers to 40 micrometers.

[0025] Thereby, the carrier density in the vicinity of the interface between the second and third semiconductor layers is reduced and the carrier density of the first semiconductor layer is optimized. Therefore, the recovery characteristic of a diode, namely, a peak current of a recovery current, can be further reduced, and the recovery current dissipation time can be further extended.

[0026] A semiconductor device according to the sixth aspect is characterized in that the semiconductor device in the fifth aspect is used as a free-wheel diode.

[0027] This realizes a free-wheel diode having a large breakdown voltage and a low loss soft recovery characteristic, thus making it possible to realize a power module having less power loss due to surge voltage or the like.

[0028] A semiconductor device according to the

45

25

30

seventh aspect comprises: a first semiconductor layer of a first conductivity type; a second semiconductor layer of the first conductivity type which is formed on a surface of the first semiconductor layer and damaged throughout all regions thereof by implantation of a predetermined ion except for hydrogen ion; and a third semiconductor layer of a second conductivity type which is formed on a surface of the second semiconductor layer.

[0029] Thereby, when the second semiconductor layer is damaged, it merely turns to be a high resistance region and it cannot become a donor nor acceptor. Further, in the second semiconductor layer, resistibility decreases monotonically, and the carrier lifetime is shortened sufficiently than that of the carriers in the first semiconductor layer. Thereby, the carrier density in the vicinity of the interface between the second and third semiconductor layers is reduced sufficiently. As a result, the recovery peak current in the recovery characteristic obtained when the device of this aspect is applied to a diode is reduced sufficiently, and breakdown voltage is free from any influence.

[0030] A semiconductor device according to the eighth aspect is characterized in that the predetermined ion in the seventh aspect is helium ion.

[0031] Thereby, the second semiconductor layer can be easily provided with the property serving as a low lifetime region by implanting a general-purpose ion, i.e., helium ion.

[0032] A semiconductor device according to the ninth aspect is characterized in that the first semiconductor layer in the eighth aspect comprises diffused heavy metals.

[0033] Thereby, the carrier lifetime of the first semiconductor layer is longer than the lifetime of the second semiconductor layer, and the carrier density of the first semiconductor layer is optimized. Therefore, when the device of this aspect is applied to a diode, time required until a recovery current at the time of recovery dissipates completely can be further extended by preventing an increase in on state voltage generated upon formation of a low lifetime layer, during on state.

[0034] For achieving the mentioned second object, a method of manufacturing a semiconductor device according to this invention is provided as the following tenth to sixteenth aspects.

[0035] Specifically, a method of manufacturing a semiconductor device according to the tenth aspect comprises: a first step of preparing a first semiconductor layer of a first conductivity type having a first lifetime; a second step of forming a second semiconductor layer of a second conductivity type on a surface of the first semiconductor layer; and a third step of forming a low lifetime region extending from the surface of the first semiconductor layer to a predetermined position of the inside of the first semiconductor layer and having a second lifetime smaller than the first lifetime and a resistance value monotonically decreasing from the surface

of the first semiconductor layer.

[0036] With the tenth aspect of the invention, since the low lifetime region is formed, it is possible to realize a semiconductor device in which a junction comprising the first and second semiconductor layers has ①no deterioration in breakdown voltage, and ② a soft recovery characteristic with a further small peak value of recovery current.

[0037] A method of manufacturing a semiconductor device according to the eleventh aspect is characterized in that the third step in the tenth aspect comprises a step of implanting a predetermined ion except for hydrogen ion, from the surface side of the second semiconductor layer to the predetermined position in the inside of the first semiconductor layer.

[0038] With the eleventh aspect of the invention, the low lifetime region can be formed with ease by a physical method of implanting a predetermined ion except for proton, thereby providing a method of manufacturing a semiconductor device which is realized easily.

**[0039]** A method of manufacturing a semiconductor device according to the twelfth aspect is characterized in that the predetermined ion in the eleventh aspect is helium ion.

[0040] With the twelfth aspect of the invention, there is the effect of providing a practical method of manufacturing a semiconductor device in the point that it is possible to manufacture a semiconductor device of a new structure by using a general-purpose helium ion source.

[0041] A method of manufacturing a semiconductor device according to the thirteenth aspect is characterized in that the depth from the surface of the second semiconductor layer to the predetermined position in the eleventh aspect is controlled in a range of from 15 micrometers to 40 micrometers.

[0042] With the thirteenth aspect of the invention, the depth where a predetermined ion is implanted can be controlled suitably. This leads to the effect that a semiconductor device having an improved soft recovery characteristic can be manufactured reliably with no influence upon breakdown voltage. Especially with this aspect, the low lifetime region can be formed such as to exert no influence on the first lifetime of the first semiconductor layer.

[0043] A method of manufacturing a semiconductor device according to the fourteenth aspect is characterized in that the third step in the eleventh aspect further comprises a step of performing a first heat treatment to the semiconductor device after the step of the predetermined ion implantation.

[0044] With the fourteenth aspect of the invention, a predetermined heat treatment is performed to the part which is damaged by a predetermined ion implantation. This leads to the effect that the damaged part can be formed steadily.

[0045] A method of manufacturing a semiconductor device according to the fifteenth aspect is characterized in that: the second step in the fourteenth aspect further

20

35

comprises a step of forming a main electrode on a surface of the second semiconductor layer; and the predetermined ion implantation is performed by using a predetermined ion source disposed on the main electrode side.

[0046] With the fifteenth aspect of the invention, the predetermined ion source is disposed on the first main electrode side. Therefore, a predetermined ion can be implanted from the surface side of the second semiconductor layer into the first semiconductor layer in the vicinity of the interface between the first and second semiconductor layers. Thereby, it is possible to control such that a predetermined ion implantation position with respect to the interface has less variation.

[0047] A method of manufacturing a semiconductor device according to the sixteenth aspect is characterized in that the second step in the fourteenth aspect further comprises a step of diffusing a heavy metal from the surface of the first semiconductor layer to the inside of the first semiconductor layer and performing a second heat treatment after the step of forming the second semiconductor layer.

The sixteenth aspect of the invention pro-[0048] duces the following advantages. Specifically, since the relationship of: (the second heat treatment temperature)>(the first heat treatment temperature) is established, the influence of the second heat treatment on the third step can be offset by performing the higher-temperature second heat treatment prior to the first heat treatment. That is, the carrier lifetime control by a predetermined ion implantation and the lifetime control by diffusion of a heavy metal can be performed separately. With this aspect, the inside of the first semiconductor layer is subjected to lifetime reduction caused by the heavy metal, resulting in a distribution that the first lifetime of the first semiconductor layer increases monotonically from the interface between the first semiconductor layer and the low lifetime region to the inside of the first semiconductor layer. Therefore, the reverse current dissipation time in recovery characteristic can be extended by increasing the carrier density on the opposite surface side to the interface between the first semiconductor layer and the low lifetime region.

[0049] Hereinafter, the objects, features, aspects and advantages of this invention will be described in detail with reference to the accompanying drawings.

## **BRIEF DESCRIPTION OF DRAWINGS**

## [0050]

Fig. 1 is a longitudinal cross section illustrating the structure of a diode in a first preferred embodiment of this invention.

Fig. 2 is a diagram schematically showing a SR measuring method.

Fig. 3 is a diagram showing the result of SR measurement of a diode when the conventional third

technique is applied.

Fig. 4 is a diagram showing the result of SR measurement of the diode of the first preferred embodiment.

Fig. 5 is a longitudinal cross section illustrating a simulation model in this invention.

Fig. 6 is a diagram showing the result of a simulation to the model of Fig. 5.

Fig. 7 is a diagram showing the result of a prototype of the diode in the first preferred embodiment.

Fig. 8 is a diagram showing the result of SR measurement when a recovery peak current has the minimum value in the result of Fig. 7.

Fig. 9 is a diagram showing the result of the prototype of the diode in the first preferred embodiment. Fig. 10 is a diagram showing the result of measurement of a conventional diode, for comparison with Fig. 9.

Fig. 11 is a cross section illustrating a method of manufacturing a diode in a second preferred embodiment of this invention.

Fig. 12 is another cross section illustrating the method of manufacturing a diode in the second preferred embodiment.

Fig. 13 is another cross section illustrating the method of manufacturing a diode in the second preferred embodiment.

Fig. 14 is another cross section illustrating the method of manufacturing a diode in the second preferred embodiment.

Fig. 15 is a flowchart illustrating manufacturing steps in a third preferred embodiment of this invention.

Fig. 16 is a cross section partially illustrating the second step in Fig. 15.

Fig. 17 is a cross section illustrating the structure of a conventional general diode.

Fig. 18 is a diagram showing output characteristic of a diode.

Fig. 19 is a diagram showing reverse recovery characteristic of a diode.

Fig. 20 is a cross section illustrating an example of the structure of a diode when the conventional second technique is applied.

Fig. 21 is a cross section illustrating an example of the structure of a diode when the conventional fourth technique is applied.

Fig. 22 is a diagram showing the relationship between proton dose, breakdown voltage, and recovery peak current, in a diode to which the conventional fourth technique is applied.

Fig. 23 is a diagram showing the result of measurement of breakdown voltage and recovery peak current when helium ions are implanted.

## BEST MODE FOR CARRYING OUT THE INVENTION

## (First Preferred Embodiment)

A semiconductor device having a new pin 5 [0051] structure is provided in a first preferred embodiment. As a suitable example of this semiconductor device, an example where the present invention is applied to a diode is described herein. A diode according to this embodiment has a damage region characterized in that a resistance value is monotonically decreased from an interface by damage caused by predetermined helium ion implantation from the interface between a P layer and N layer of a PN junction to a predetermined depth or position in the N layer. The fact that such a damage region is formed in the N layer in the vicinity of the interface or junction enables to realize a softer recovery characteristic without causing any influence on withstand or breakdown voltage (it remains unchanged). Hereinafter, the diode having the damage region is described through a more specific analysis.

(1) Fig. 1 is a longitudinal cross section of a diode according to the first preferred embodiment of this invention. In Fig. 1, a first semiconductor layer (N type substrate) of a first conductivity 1 comprises a cathode N+ layer 1A and N- layer 1B formed thereon. In this embodiment, N type conductivity type corresponds to the first conductivity type.

Formed on a first main surface of the first semiconductor layer 1 is a second semiconductor layer 2 having the same N type conductivity type in a state of being damaged by implantation of a light ion (e.g., He ion). A first main surface of the second semiconductor layer 2 and the first main surface of the first semiconductor layer 1 form a first interface S1. The second semiconductor layer 2 is a feature of this embodiment and, as can be understood later from the following description, the layer 2 is a region that has (i) a lifetime (called second lifetime) 7 2 shorter or smaller than a lifetime τ 1 (called first lifetime time) of carriers in the first semiconductor layer 1; and (ii) a resistance value that decreases monotonically. Hereinafter, the second semiconductor layer 2 is called "low lifetime layer or low lifetime region."

Disposed on the second main surface of the low lifetime layer 2 (opposed to the first main surface) is a third semiconductor layer (which corresponds to an anode layer, and is called anode P layer hereinafter) 3 formed by diffusion of impurity of a second conductivity type (P type herein). The second main surface of the layer 2 and the second main surface of the layer 3 form a second interface S2. Here, thickness of the anode P layer 3 is set to a small value, namely, approximately 3 µm.

Further, an anode electrode (first main electrode) 5 is formed on the first main surface of the anode P layer 3, and a cathode electrode (second main electrode) 6 is formed on the second main surface corresponding to the rear surface of the cathode N+ layer 1A.

Hereat, for example, diffusion of a heavy metal such as Pt or Au in the mentioned first conventional technique, is applied to this diode, and diffusion time or diffusion temperature of the heavy metal is controlled such that the lifetime  $\tau$  1 of carriers in the first semiconductor layer 1 is longer than that  $(\tau 2)$  of the low lifetime layer 2, thereby increasing the carrier density of the cathode side. Strictly, since the diffusion coefficient of the heavy metal in the first semiconductor layer 1 has a slight slope, the lifetime (T 1A) on the cathode N+ layer 1A side is slightly longer than the lifetime (τ 1B) of the N- layer 1B. This technique is, of course, for increasing the recovery current dissipation time Trr shown in Fig.

Also, from the point of view of that the recovery peak current Irr has a smaller value than it had conventionally, and no influence is exerted on an extension of the recovery current dissipation time Trr that is obtained by application of the technique of diffusion of a heavy metal, thickness of the low lifetime. layer 2 or depth d from the second interface S2 is controlled to a value in a predetermined range as described later.

(2) Operation of a diode of this embodiment is described as below.

In the structure of Fig. 1, a predetermined anode voltage VAK is applied between the anode electrode 5 and cathode electrode 6, as forward bias (see Fig. 18) and, when the anode voltage VAK exceeds a threshold value (~0.6 V), holes are injected from the anode electrode 5 into the N-layer 1B via the low lifetime layer 2, and thus the diode conducts. When the anode voltage VAK is equal to the on state voltage value Vf shown in Fig. 18, a rated current If flows. On the other hand, when a predetermined anode voltage VKA is applied between the cathode electrode 6 and anode electrode 5, as reverse bias (see Fig. 18), only the low lifetime layer 2 is formed in the diode unless the anode voltage VKA exceeds a breakdown voltage

The low lifetime layer 2 has no influence on the breakdown voltage of a PN junction, as described later. Therefore, the diode of this structure produces the advantage that 3 breakdown voltage has lesser reduction than that of a diode in which a low lifetime layer 2 is not formed. In addition, since the low lifetime layer 2 is formed on the anode side, the carrier density in the vicinity of the anode is reduced considerably. Thereby, there are obtained, at the same time. (1) the advantage that the recovery peak current Irr at the time of recovery (see Fig. 19) can be further reduced than the mentioned first

40

15

20

25

30

45

50

55

to fourth conventional techniques. In this diode, a heavy metal is previously diffused in the first semiconductor layer 1 as in the first conventional technique. By controlling the quantity of diffusion, the lifetime on the cathode N+ layer 1A side is extended to increase the carrier density on the cathode side. It is therefore possible that 3the recovery current dissipation time Trr (see Fig. 19) is extended by lowing on state voltage Vf during on state (see Fig. 18). (3) To prove the advantage of the diode structure of Fig. 1, as to proton implantation in the mentioned conventional fourth technique and helium ion implantation in this embodiment, the influence of their respective implantation upon breakdown voltage has been investigated this time. The investigation has been performed by measuring, after implanting a charged particle (H+, He+), a spread resistance (hereinafter called SR) of each sample subjected to heat treatment. Here, SR measurement means to perform the following measurement. Specifically, for example, a semiconductor element is polished obliquely as schematically illustrated in Fig. 2 (of course, it may be polished vertically), and two electrode needles are brought into contact wit a polished surface SS and moved along a direction D1, to measure resistance caused by a spread SP between the needles (i.e., spreading resistance). This is a method of finding a resistance value or resistivity within the semiconductor element, which is a known measuring technique.

The result of SR measurement obtained by performing a conventional proton implantation, and the result of SR measurement of the device subjected to He ion implantation, are shown in Figs. 3 and 4, respectively. The measurements shown in Figs. 3 and 4 were carried out by using a measuring instrument of SOLID STATE MEASUREMENTS. INC., USA. The abscissa of Figs. 3 and 4 corresponds to a position where a charged particle is implanted, which is given as depth L from a first main surface of the anode P layer 3 in Fig. 1. In Figs. 3 and 4, the results of measurement R, p and N designate a spreading resistance, resistivity of an element, and impurity concentration, respectively. For silicon, there are a known reduced value between spreading resistance R and resistivity  $\rho$  or impurity concentration N. Therefore, if only spreading resistance R is measured, by using the reduced value, the value of resistivity p, and then impurity concentration N can be calculated automatically. The ordinate of Figs. 3 and 4 is indicated by logarithmic scale. Samples which were used in the measurements of Figs. 3 and 4 were produced by using the same substrate and material, and the sole difference therebetween was a radiation source (namely, whether H+ or He+). Their respective dose was controlled such that both had the same electric characteristic (recovery characteristic). The dose

was a practical value in the range of about 10 to 100  $\,$  cm<sup>-3</sup>, in the relative values in Fig. 22.

In the case of proton implantation, as shown in symbol R1 in Fig. 3, measurement is made on a low resistance region between a high resistance part damaged by proton implantation and an N-layer of a wafer. Here, the term "damage" is understood to mean that the resistance of a semiconductor layer is increased by implantation of a light ion. The reason for this seems that a damaged layer formed by proton is turned to be a donor (impurity) by the subsequent heat treatment. This donar phenomenon is considered to occur in practice across the damaged layer. Hence, breakdown voltage decreases with proton implantation.

On the other hand, in the case of helium ion implantation shown in Fig. 4, as best shown by comparison with Fig. 3, such a donor phenomenon as indicated by a region R1 of Fig. 3 is not caused, and a spreading resistance R or resistivity p decreases monotonically with increasing depth L from the first main surface of the anode P layer 3 or the depth from the interface S2. That is, the damaged part formed by helium ion implantation is measured as a high resistance region, and it can be judged that such a donor phenomenon as in proton implantation is not caused. Accordingly, with helium ion implantation, only a damage due to implantation is formed within an n layer in the vicinity of a junction, and thus no reduction in breakdown voltage Vr (Fig. 18) is caused by implantation. Of course, this does not depend upon helium ion dose.

Fig. 23 shows the result of measurement as to characteristics of breakdown voltage Vr and recovery peak current Irr, to helium ion dose. The left and right ordinates of Fig. 23 indicate breakdown voltage Vr and relative ratio (Irr/If), respectively, as in Fig. 22. As best shown of Fig. 22 with Fig. 23, for helium ion implantation, hardly or no change in breakdown voltage Vr is observed even when implanting helium ions of a dose of approximately 10 to 100 cm<sup>-3</sup> (relative value) with which a sufficiently small recovery current value Irr can be realized in practice.

As stated above, the formation of the low lifetime region 2 by means of helium ion implantation effects the action of preventing the N- layer part subjected to implantation from becoming donor even after heat treatment, thereby making breakdown voltage Vr unchanged.

(4) Description will now be made of reverse recovery characteristic of the diode of the structure of Fig. 1.

In this diode, the low lifetime region 2 damaged by helium ion implantation is formed in the vicinity of the anode, namely, around the interface S2 that is a PN junction surface. Therefore, ①the carrier density in the vicinity of the anode decreases mark-

35

edly, and recovery peak current Irr lowers markedly. In addition, 3there occurs no deterioration in breakdown voltage Vr due to implantation, as stated in the item (3).

Also, in this diode, a damage due to helium 5 implantation is locally formed in the vicinity of the anode alone. Thus, as compared with a conventional diode in which such a damage is not formed, it is necessary to extend the lifetime of carriers in other regions whereat no damage is formed, namely, the N- layer 1B and cathode N+ layer 1A in Fig. 1. The reason for this is that, since the low lifetime region 2 is locally formed in the N-layer 1B, if the lifetime of other N type layers is set to the same value as in the case where the region 2 is not 15 formed, on state voltage Vf during on state is increased to cause loss. To avoid this, it is necessary to control the lifetime of other N type layers such as to be extended for reducing on state voltage Vf. This can be realized by optimizing thickness d of the low lifetime region 2, and applying the mentioned technique of diffusing a heavy metal. The realization of the long lifetime increases the carrier density in the vicinity of the cathode, so that a recovery current dissipation time Trr is extended. (5) Fig. 5 shows a simulation model for analyzing reverse recovery characteristic of a diode formed with the low lifetime region 2. In Fig. 5, the same symbol as in Fig. 1 denotes the same part. Note that in this model the region corresponding to the low lifetime region 2 of Fig. 1 is divided into a region 2S and a region 2S1 of Fig. 5. Of these, one region 2S is the region that is set in consideration of the half width of helium ion beam (= 10 µm), and thickness d1 of the region 2S is set to have an amount equivalent to the half width. Therefore, the other region 2S1 part in the model of Fig. 5 must be actually a damaged part subjected to helium ion implantation, however, for convenience in simulation, the region 2S1 is merely handled as an N type semiconductor layer having the same lifetime as the Nlayer 1B. In actual, both regions 2S and 2S1 are the layer damaged by helium ion implantation. Thus, the following relationship seems to be established:  $\tau 1 > \tau 2S1 > \tau 2S$ , wherein the lifetime of the regions 2S and 2S1 are τ2S and τ2S1, respectively. Accordingly, in Fig. 1, both regions 2S and 2S1 of Fig. 5 are defined integrally as the second semiconductor layer (low lifetime layer) 2.

In performing this simulation, each parameter is set as follows. Specifically, the model diode is set to a diode in the breakdown voltage of 600 V class, and the specific resistance and thickness of the Nlayer 1B are set to 30  $\Omega$  cm and 30  $\mu$ m, respectively. Note that the model is set to one which has a concentration slope part of an approximately 100 um between the N- layer 1B and N+ layer (N+ substrate) in order to correspond to the actual use of a

diffused wafer. Depth or thickness of the anode P layer 3 is set to 3 µm such as to correspond to the actual diode, and its surface concentration is set to le 17. As to the lifetime of a diode having no low lifetime region, namely, corresponding to the conventional technique shown in Fig. 17, its entire region is set to 50 n sec. On the other hand, when a low lifetime region is present, width d1 of the low lifetime region 2S in the model of Fig. 5 is set to 10 µm such as to correspond to the half width of helium ion beam, the lifetime of the region 2S is set to 8 n sec. (<  $1/10 \times 200$  n sec.), and the lifetime of other regions (2S1, 1B, and 1A) is set to 200 n sec. Then, a simulation of recovery characteristic has been executed by changing the position from the interface S2 of the low lifetime region 2 or 2S, or depth

The simulation has been conducted with respect to on state voltage Vf shown in Fig. 18 and reverse recovery characteristic (Irr, Trr) shown in Fig. 19, by using a commercially available simulator Medici. The obtained result of the simulation is shown in Fig. 6.

In Fig. 6, the respective characteristics Trr, Irr and Vf are indicated as a standard value of each characteristic, which is obtained when all-regions have the same carrier lifetime (that is, in the absence of a region 2S). Accordingly, when a relative ratio is 1, the device shows the same characteristic as that of a conventional one (e.g., one which is shown in Fig. 17).

Under consideration of the simulation result of Fig. 6, the following points can be understood. Firstly, on state voltage Vf increases as the low lifetime region 2S is formed more deeply within the N type substrate. On the other hand, recovery peak current Irr is minimized when its formation depth is 20 µm, and increases when the position of irradiation is apart from the position at that time. As opposed to on state voltage Vf, recovery current dissipation time Trr decreases as the low lifetime region 2S is formed more deeply. These results show that, as the low lifetime region 2S is formed more deeply from the interface S2, the carrier density in the vicinity of the anode is decreased to increase on state voltage Vf. The reason why the recovery peak current Irr has a minimum value is considered that since the regions 2S1 and 2S are set in the model of Fig. 5, as the low lifetime region 2S becomes deeper, on the contrary, the number of carriers in the vicinity of the anode, namely, the number of carriers in the region 2S1 increases. Further, since the number of carriers on the cathode side is decreased as the low lifetime region 2S is formed more deeply, recovery current dissipation time Trr is reduced as the low lifetime region 2S becomes deeper.

To achieve the mentioned objects (1) to (3) of

25

30

35

45

50

55

the invention, it is necessary to set thickness of the low lifetime region 2 or 2S, or depth d, such as to establish the relationships of Vf=1 (no change in on state voltage Vf, i.e., an extension of time Trr), lrr<1, and Trr>1, in the relative value in the simulation of Fig. 6. Especially, it should be regarded as significant to establish the relationship of lrr<1. If evaluated the simulation result of Fig. 6 in view of the foregoing, it is understood that superior soft recovery characteristics than was previously possible can be obtained when thickness d of the low lifetime region 2 or 2S is controlled in the range of 10  $\mu m$  to 30  $\mu m$ .

In addition, there was investigated the carrier density in on state when helium ion implantation position d is set to the implantation position of 30 μm of Fig. 6 where the time Trr equals that of a conventional one. As a result, the depth of the point where a density distribution of holes injected from the anode electrode 5 and a concentration distribution on the side of the N substrate 1 cross, that is, the position at which the impurity concentration of the first semiconductor layer 1 in on state equals the concentration of carriers injected into the first semiconductor layer 1, is located at the position of 58 µm when viewed from the interface S2. The helium ion implantation position d is therefore controlled in the range of from 10 µm to 30 µm, as stated earlier. Thus, by setting the helium ion implantation position d to not more than half of the depth of the point where the holes injected from the anode electrode 5 and the N substrate 1 cross, it is possible to set the recovery current dissipation time Trr to the time (the relative value of time Trr>1) longer than that of the conventional case where no diffusion of a heavy metal nor irradiation of electron beam is performed (Fig. 17).

(6) Thereafter, in view of the simulation result, a diode has been prepared experimentally in practice. In the preparation, to a pin structure in which a lifetime control to the whole has been weakened than a conventional diode, the mentioned helium ion implantation has been carried out, followed by heat treatment (anneal). Then, like the mentioned simulation, investigation has been made as to how the respective characteristics Vf, Irr and Trr depend upon helium ion implantation position. Herein, the helium ion implantation position is indicated by depth L (see Fig. 1), including the anode P layer 3 (approximately 3 μm thick). Helium ion implantation has been performed under the condition that half width of irradiated beam is 10  $\mu\text{m}$ , as in the simulation, and its dose is about 10 to 100 cm<sup>-3</sup> (see Fig. 22) in a practical relative value level. In the experimental preparation, the result of SR measurement of the diode subjected to heat treatment is also evaluated (see Figs. 4 and 8), and the point where the resistivity change of the damaged low lifetime

region and the resistivity change of the N substrate cross, which corresponds to a point P in the examples of Figs. 4 and 8, is defined as helium ion implantation position L. The result of the manufactured prototype is shown in Fig. 7. Like Fig. 6, the ordinate of Fig. 7 is given as a relative value to the characteristic of a conventional structure in the absence of a region 2 (see Fig. 17).

As shown in Fig. 7, the prototype result is also almost the same as the simulation result of Fig. 6, and on state voltage Vf increases as the low lifetime region 2 (Fig. 1) becomes deeper. Recovery peak current Irr is minimized when depth L is 28 µ m, and increases when the helium ion irradiation position L is apart from that depth (=28  $\mu$ m). As opposed to on state voltage Vf, recovery current dissipation time Trr decreases as position L of the low lifetime region 2 becomes deeper. In Figs. 6 and 7, even when thickness of the anode P layer 3 is reduced, there occurs a difference in the change of the recovery peak current Irr in the vicinity of the minimum value of recovery peak current Irr, with respect to the helium ion implantation position (in Fig. 7, the change of recovery current Irr is small). This seems to be caused by the fact that in the simulation of Fig. 6, the region 2S1 of Fig. 5 is treated as a non-damaged region. Therefore, it is found that the region 2S1 of Fig. 5 has to be regarded in practice as a damaged region.

From the prototype result of Fig. 7, as compared with the conventional case, recovery characteristic is improved than was previously possible, by setting position L of the low lifetime region 2 to the range of 15  $\mu$ m in to 40  $\mu$ m (which especially gives the result that: recovery peak current Irr<1).

Fig. 8 shows the result of SR measurement obtained when a prototype has been manufactured by controlling helium ion implantation position L from the first main surface of the anode P layer 3 such as to be 28 µm in Fig. 7. As apparent from Fig. 8, the resistance of the damaged low lifetime region is over about 50 times of that before it is damaged. It is therefore desirable that the resistivity of the low lifetime region 2 is set to not less than 50 times of that of the first semiconductor layer 1. As to lifetime, in view of setting of the mentioned simulation conditions, it is desirable to establish the relationship of: (lifetime τ2 of the low lifetime region 2)< 1/10x(lifetime  $\tau 1$  of the first semiconductor layer 1). This enables to optimize the carrier density of the N type substrate 1.

Fig. 9 shows recovery characteristic obtained when helium ion implantation position L has been controlled to the position of 28 µm at which recovery peak current Irr is minimized, to form the low lifetime region 2. Fig. 10 shows the result of reverse recovery characteristic of a diode to which no helium ion implantation has been performed. In

Figs. 9 and 10, symbol  $I_k$  denotes anode-cathode current. Other symbols are as described earlier. As best shown by comparison of Fig. 9 with Fig. 10, the diode of the invention in Fig. 9 has a smaller recovery peak current  $I_r$  and a longer recovery current  $I_r$  dissipation time  $I_r$ .

(7) The foregoing description is made on the case where in a pin structure, the N type substrate 1 and anode P layer 3 are taken as a first semiconductor layer of a first conductivity type and a third semiconductor layer of a second conductivity type, respecintermediate layer sandwitched tively, an therebetween is taken as the low lifetime region 2, and the anode electrode 5 and cathode electrode 6 are taken as first and second main electrodes, respectively (see Fig. 1). The invention is, however, not limited thereto and applicable to a semiconductor device in which (i) a p type semiconductor substrate is taken as the first semiconductor layer of the first conductivity, (ii) a p type semiconductor layer formed thereon which has a shorter lifetime and resistivity that decreases monotonically, is taken as the second semiconductor layer of the first conductivity type, (iii) a cathode n layer formed thereon is taken as the third semiconductor layer of the second conductivity type, and (iv) a cathode electrode and an anode electrode are taken as the first and second main electrodes, respectively. In this case, the second semiconductor layer is a mere damaged region upon receipt of implantation of a predetermined ion such as helium ion, and has the property of not becoming acceptor even by the subsequent heat treatment (thus, causing a monotonic decrease in resistivity).

(8) The diodes of Figs. 1, 6 and 7 have the structure based on the assumption that prior to helium ion implantation, a heavy metal such as platinum is previously diffused into the N- layer 1B and N+ layer 1A. The invention is, however, not limited thereto and applicable to a diode in which a low lifetime region 2 is formed by helium ion implantation, when the heavy metal is not previously diffused. In this case, the effect owing to the heavy metal diffusion, namely, the mentioned effect (2) (an increase in the carrier density on the cathode side, no change in on state voltage Vf (to a conventional diode subjected to a heavy metal diffusion), and retention of an extension of dissipation time Trr) cannot not obtained, however, the mentioned characteristic effects (1) (a further decrease in current Irr) and (3) (no change in breakdown voltage) can be obtained. Accordingly, even such a structure provides a beneficial technique.

(9) The foregoing description based on Fig. 1 is made on the case where the low lifetime region 2 of Fig. 1 is formed by utilizing helium ion as a representative of light ions or predetermined ions. One other than helium ion may be utilized as a light ion.

Here, the term "light ion" is used in a wider sense to comprise ions of relatively light atoms, which includes ions of atoms from helium whose atomic number is 2, to oxygen whose atomic number is 8, except for hydrogen ion, namely, proton. It is especially effective to use, as a predetermined ion, the ion of an atom such as He, Li and Be, belonging to the class of constituting no semiconductor impurity generally called donor or acceptor, to silicon.

## (Second Preferred Embodiment)

[0052] Description will now be made of a suitable method of manufacturing a diode. Longitudinal cross sections of Figs. 11 to 14 illustrate manufacturing steps in this embodiment.

[0053] To manufacture the diode, in a first step shown in Fig. 11, there is firstly prepared an N type substrate 1 comprising an N+ layer 1A and N- layer 1B (corresponding to a first semiconductor layer of a first conductivity type).

[0054] In a second step, as shown in Fig. 12, a P type impurity is implanted from an exposed surface of the N-layer 1B, followed by annealing, to form an anode region 3 (a second semiconductor layer of a second conductivity type) on the N-layer surface. Thereafter, as shown in Fig. 13, an anode electrode (first main electrode) 5 is formed on a surface of the N type substrate 1, and a cathode electrode (second main electrode) 6 is formed on a rear surface of the N type substrate 1. Note that the cathode electrode 6 may be formed after a third step as described later.

[0055] In the third step shown in Fig. 14, firstly, a predetermined ion source is disposed on the anode side as opposed to the anode electrode 5. The predetermined ion source is an implantation source of a light ion except for hydrogen ion (proton) and, herein, that is an irradiation source of helium ion beam that is a representative of light ions. Then, a buffer layer 7 (e.g., aluminum foil) for adjusting depth of helium ion implantation without changing its dose, is disposed in front of the anode electrode 5 (the accelerated energy of helium ion beam is decreased by thickness of the buffer layer 7) and, via the buffer layer 7, helium ion is implanted from an interface S2 to the N- layer 1B at a predetermined depth d (a predetermined depth L when viewed from one surface 3S1 of the anode region 3 on which the anode electrode 5 is formed). Thereafter, a heat treatment of 300 °C to 400 °C (first heat treatment) is executed for the device subjected to the implantation. Thereby, a low lifetime region 2 with thickness d is formed in an N- layer 1BS in the vicinity of the interface S2. Other N- layer part is indicated by symbol 1B. At this time, by implanting helium from the surface of the anode electrode 5, it is possible to reduce variations in the implantation position to the anode surface (interface S2), as compared with the implantation from the cathode surface. The range of the predetermined depth L is

30

desirably from 15  $\mu m$  to 40  $\mu m$ , as stated in the first preferred embodiment, in view of the fact that thickness of the anode region 3 is about 3  $\mu m$ .

[0056] Through the first to third steps, a new diode structure as shown in Fig. 1 is obtainable. That is, a semiconductor device having a smaller recovery peak current Irr and low-loss soft recovery characteristic can be formed easily without deteriorating breakdown voltage, by using a helium ion beam generator that is a general-purpose light ion source. In this case, the number of steps is increased only by the step of Fig. 14.

[0057] The technical idea described in this embodiment is basically applicable to the case where a low lifetime region is formed in the vicinity of a PN junction surface in an anode region.

## (Third Preferred Embodiment)

[0058] Fig. 15 shows a flowchart illustrating manufacturing steps of a third preferred embodiment. As apparent from Fig. 15, this embodiment is characterized in adding, prior to the step of implanting helium ion, the step of diffusing a heavy metal as shown in Fig. 16, into the second step as described in the second preferred embodiment. The step of diffusing a heavy metal itself corresponds to the mentioned first conventional technique. Specifically, the lifetime of carriers on the cathode N+ layer 1A side in Fig. 1 is increased, and the carrier density on the cathode side is increased to prevent an increase in on state voltage Vf that is caused by provision of a low lifetime region 2, thereby extending time Trr.

[0059] Hereinafter, a method of manufacturing a diode in which the lifetime on the cathode side can be controlled such as to be further extended, by referring to the processing drawing in Fig. 16.

[0060] Specifically, in the manufacturing method described in the second preferred embodiment, after the step of Fig. 12, a heavy metal such as platinum or gold is sputtered on a surface of an anode region 3 as shown in Fig. 16, and then subjected to a heat treatment of 800 °C to 900 °C (second heat treatment) to diffuse the heavy metal into an N- layer 1BS and N+ layer 1A. Thereby, a region having a lifetime longer than that of the low lifetime region 2 is formed from the N+ layer 1BS to the N+ layer 1A. This heat treatment temperature is sufficiently higher than the heat treatment temperature after the helium ion implantation in the step of Fig. 14. Therefore, as in this embodiment, by inserting the step of diffusing a heavy metal between the step of Fig. 12 and the step of Fig. 13, the lifetime in the vicinity of the anode and that in the vicinity of the cathode can be controlled in separate steps, respectively.

[0061] From the foregoing, with the manufacturing method of this embodiment, it is possible to provide a semiconductor device permitting a further improvement in soft recovery characteristic (a reduction in Irr, and an increase in Trr) without deteriorating the withstand volt-

age.

## (Summary)

[0062] The diodes in the respective preferred embodiments of the invention enable to reduce the carrier density in the vicinity of the third semiconductor layer to fairly reduce reverse current of reverse recovery characteristic without causing any influence on breakdown voltage, because these have the low lifetime region 2 with a resistivity decreasing monotonically which is formed from the bottom surface of the third semiconductor layer on the first main electrode side to a predetermined depth. In addition, since the lifetime of the low lifetime region 2 and the lifetime of other regions are controlled separately to their respective optimum values, it is possible to control in the direction of increasing the carrier density of the first semiconductor layer on the second main electrode side, thereby improving reverse recovery characteristic.

[0063] Accordingly, in the diodes of the invention, breakdown voltage is determined by the first and third semiconductor layers, because the resistance of the low lifetime region decreases monotonically.

[0064] With the method of manufacturing of a diode in the invention, a diode having such an improved soft recovery characteristic can be manufactured easily with versatility.

[0065] The scope of the invention is given by the appended claims and not to be limited to the description in the foregoing specification. All the modifications and variants within the scope of the claims come within the scope of the invention.

#### INDUSTRIAL APPLICABILITY

[0066] This invention can effectively exhibit its features particularly when it is utilized in a pin diode among semiconductor devices. Also, a semiconductor device in accordance with the invention is useable as a freewheel diode in a power module.

## Claims

## A semiconductor device comprising:

a first semiconductor layer (1) of a first conductivity type;

a second semiconductor layer (2) of said first conductivity type having a first main surface and a second main surface opposed to said first main surface, said first main surface and a main surface of said first semiconductor layer forming a first interface (S1); and

a third semiconductor layer (3) of a second conductivity type having a main surface which forms a second interface (S2) together with said second main surface of said second sem-

iconductor layer,

wherein a second lifetime ( $\tau$ 2) in said second semiconductor layer is smaller than a first lifetime ( $\tau$ 1) in said first semiconductor layer; and wherein a resistance value in said second semiconductor layer decreases monotonically from said interface to said first interface.

A semiconductor device according to claim 1, wherein

said second lifetime ( $\tau$ 2) is smaller than 1/10 of said first lifetime ( $\tau$ 1).

A semiconductor device according to claim 1, 15 wherein

a second resistibility of said second semiconductor layer is greater than 50 times of a first resistibility of said first semiconductor layer.

 A semiconductor device according to claim 1, wherein

thickness (L) between said first interface of said second semiconductor layer and an other main surface opposed to said main surface of said third semiconductor layer is set such that a peak value (Irr) of current flowing when voltage applied between said first semiconductor layer and said third semiconductor layer is changed from forward bias to reverse bias is smaller than a peak value (Irr) of said current on the assumption that said second semiconductor layer is absent.

 A semiconductor device according to claim 4, wherein

said thickness (L) is set to a value in a range of from 15 micrometers to 40 micrometers.

A semiconductor device according to claim 5, wherein

> said semiconductor device is used as a freewheel diode.

7. A semiconductor device comprising:

a first semiconductor layer (1) of a first conductivity type;

a second semiconductor layer (2) of said first conductivity type which is formed on a surface of said first semiconductor layer and damaged throughout all regions thereof due to implantation of a predetermined ion except for hydrogen ion; and a third semiconductor layer (3) of a second conductivity type which is formed on a surface of said second semiconductor layer.

A semiconductor device according to claim 7, wherein

said predetermined ion is helium ion.

A semiconductor device according to claim 8, wherein

> said first semiconductor layer comprises diffused heavy metals.

A method of manufacturing a semiconductor device comprising:

a first step of preparing a first semiconductor layer (1) of a first conductivity type having a first lifetime ( $\tau$ 1);

a second step of forming a second semiconductor layer (3) of a second conductivity type on a surface of said first semiconductor layer (1); and

a third step of forming a low lifetime region (2) extending from said surface of said first semi-conductor layer to a predetermined position of the inside of said first semiconductor layer and having a second lifetime ( $\tau$ 2) smaller than said first lifetime and a resistance value monotonically decreasing from said surface of said first semiconductor layer.

 A method of manufacturing a semiconductor device according to claim 10, wherein

said third step comprises:

a step of implanting a predetermined ion except for hydrogen ion from a surface side of said second semiconductor layer (3) to said predetermined position in the inside of said first semiconductor layer.

 A method of manufacturing a semiconductor device according to claim 11, wherein

said predetermined ion is helium ion.

 13. A method of manufacturing a semiconductor device according to claim 11, wherein

> depth from said surface of said second semiconductor layer (3) to said predetermined position is controlled in a range of from 15 micrometers to 40 micrometers.

14. A method of manufacturing a semiconductor device

according to claim 11, wherein

said third step further comprises a step of performing a first heat treatment to said semiconductor device after the step of said 5 predetermined ion implantation.

**15.** A method of manufacturing a semiconductor device according to claim 14, wherein

said second step further comprises a step of forming a main electrode (5) on a surface of said second semiconductor layer (3); and said predetermined ion implantation is performed by using a predetermined ion source disposed on said main electrode side.

 A method of manufacturing a semiconductor device according to claim 14, wherein

said second step further comprises a step of diffusing a heavy metal from said surface of said first semiconductor layer to said inside of said first semiconductor layer and performing a second heat treatment after the step of forming 25 said second semiconductor layer.

20

10

30


35

40

45

50

F/G.1



F1G.2







FIG.3









F1G.5





 $\mathrm{He^+}$  IMPLANTATION POSITION( $\mu$  m)

F16.6



20

FIG.8







FIG.9




F1G.10




F/G. 11







F1G.13




F/G. 14




F/G. 15





F/G. 16




F/G. 17










F1G.20



F1G.21









PROTON DOSE(cm-3) RELATIVE VALUE

F16.22





F16.23

## INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP97/02835

	ASSIFICATION OF SUBJECT MATTER				
Int. Cl6 H01L29/868					
According to International Patent Classification (IPC) or to both national classification and IPC					
B. FIELDS SEARCHED					
Minimum d	ocumentation scarched (classification system followed by classification symbo	is)			
Int.	. C16 H01L29/868				
Documentat	tion scarched other than minimum documentation to the extent that such documentation to	ents are included in th	e fields searched		
Jits	tion searched other than minimum documentation to the extent that such documentation that is such documentation that is such documentation that is such documentation that is such as the extent that such documentation that is such as the extent that such documentation that is such as the extent that such documentation that is such as the extent that such documentation that is such as the extent that such documentation that is such as the extent that such documentation that is such as the extent that such documentation that is such as the extent that suc	Jitsuyo S	hinan Toroku 996 - 1997		
Tore	oku Jitsuyo Shinan Koho 1994 - 1997	Kono 1	996 - 1997		
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)					
C. DOCUMENTS CONSIDERED TO BE RELEVANT					
C. DOCC					
Category*	Citation of document, with indication, where appropriate, of the rel		Relevant to claim No.		
	JP, 8-125200, A (Mitsubishi Electric	Corp.),			
	May 17, 1996 (17. 05. 96) & EP, 709898, A2 & EP, 709898, A3				
x	Examples 5, 6; Figs. 11 to 13	1	7,8		
	Examples 5, 6, 14; Figs. 11 to 13	1	9		
Y	Examples 5, 6; Figs. 11 to 13		1-3, 10-15		
	Examples 1, 5, 6; Figs. 11 to 13 Examples 5, 6, 14; Figs. 11 to 13 (Fa	mily: none	4 - 6 16		
	1	arry. Hone,	10		
Y	JP, 47-2730, B1 (Siemens AG.),		1-6, 10-16		
	January 25, 1972 (25. 01. 72),	n: - 4			
	Page 3, left column, lines 15 to 31; (Family: none)	rig. 4			
	, , , , , , , , , , , , , , , , , , , ,	į			
Y	JP, 8-46221, A (Origin Electric Co.,	Ltd.),	6		
	February 16, 1996 (16. 02. 96), Detailed Descriptions of the Invention, Par.				
	Nos. (0002), (0003) (Family: none)				
	tions (cool, (cool, (colling))	]			
	·				
X Further documents are listed in the continuation of Box C. See patent family annex.					
<ul> <li>Special categories of cited documents:</li> <li>"I" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</li> </ul>					
to be of particular relevance the practiple or theory underlying the investion  "E" earlier document but published on or after the laternational filing date "X" document of particular relevance; the claimed investion cannot be					
"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication due of another cluston or other step when the document is taken alone					
special reason (as specified)  "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is					
means					
"P" document published prior to the international filing date but later than the priority date claimed "&" document member of the name patent family					
Date of the actual completion of the international search					
November 11, 1997 (11. 11. 97) November 18, 1997 (18. 11. 97)					
Name and mailing address of the ISA/ Authorized officer					
Japanese Patent Office					
Facsimile No. Telephone No.					
orm PCT/ISA/210 (second sheet) (July 1997)					

# INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP97/02835

tegory*	Citation of document, with indication, where appropriate, of the relevant passages		Relevant to claim No
Y	JP, 5-102161, A (Toshiba Corp.), April 23, 1993 (23. 04. 93), Claim 3; Detailed Description of the Invention, Par. No. (0020) (Family: none)		14 - 16
	<u>-</u>		
			·
·			

Form PCT/ISA/210 (continuation of second sheet) (July 1992)